Abstract-
I. INTRODUCTION
Trends in microelectronics industry require the fabrication of smaller components of MOSFETs (metal oxide field effect transistors) as scaling down the size of transistors. This gives rise to several barriers against this trend, such as short channel effect (SCE), and leakage current. These challenges have stimulated intense research for finding alternatives to conventional, planar Si transistors. To directly address these challenges, novel nanoscale transistor are being explored, such as high dielectrics [1] ,and new transistor architectures based on silicon-on-insulator (SOI), such as Fin FETs [2] or omegagate FETs [3] . Recently, Junction less transistors (JLTs) appeared to a reliable alternative for the new generation of the scaled down transistors [4] . Lack of doping concentration gradientin JLTs excludes the diffusion of impurities, the need for costly ultrafast annealing techniques or high thermal budget during the fabrication process [5] . In reported JLTs, high doping concentration and thin channel are implemented [6] in order to provide enough carriers into the channel and reach to the best rate of depletion, respectively [7] . However, high doping always gives rise to the inevitable scattering effect or Subthreshold swing (SS) fluctuation. Recent works in numerical research in JLTs focused on performance improvement of JLTs [8] .
We already reported fabrication of the p-type side gate (SG) JLT device with simple structure, low doping concentration and no gate oxide layer [9] by means of unconventional atomic force microscopy (AFM) nanolithography [10] . The lack of gate oxide layer in JLTs is compatible with the independency of the drain current from gate capacitance. We used low dope concentration (10 15 cm -3 ) try to conquer high scattering effect and high cost ultra-high Si doped material. The device is a pinch off device [11] being on state at zero gate voltage. The pinch off mechanism was previously investigated in off state condition at [12] .
In this letter, we investigate the simulated device performance of the SGJLT in on state with the same size of fabricated device. We explore the electric field behavior, the valence band energy and the hole concentration along the nanowire in on state at saturation region, using TCAD simulations. This can offer a greater understanding of the device operation as well as complete the previous works.
II. SIMULATION PARAMETERS AND MODELS
The AFM nanolithography process was performed to fabricate single gate JLT, by using scanning probe microscope (SPM) machine (SPI3800N/4000) [10] . A conductive AFM tip is used to draw pre-designed nanoscale oxide pattern followed by two steps wet chemical etching. In SGJLT, the gate contact has the same doping concentration as the channel, which makes it to be on state device (due to the lack of work function difference between the gate and the channel [9] ). 3D TCAD Sentaurus device simulator software is implemented as the simulation tool. The software is able to use a set of discrete fundamental equations, like the free-carrier transport equations, Poisson's equation, and free-carrier continuity equations [13] . The Boltzmann statistics is adopted due to low doping concentration of the channel. Due to the present size of the device (classical region) hydrodynamic model [14] is taken to be as the main transport model for all simulations and the quantum mechanical effects are ignored. Moreover, the Philips unified mobility model is used in the physics part of the simulation. This model proposed by Klaassen [15] and unifies the description of majority and minority carrier bulk motilities. The device has 200 nm for the channel length, 100 nm for the gate gap and 4 m for the distance between the source and the drain.All the parameters used in the simulation are in accordance with fabricated device and shown in Table I . Fig. 1 presents the simulated model of side gate JLT, showing the top view of the device. As shown, the nanowire splits into three regions, I, II and III, for better explanation of the device performance (Fig. 1b) . Two pads as the source and the drain provide electrical connections. The origin is located in middle bottom of the channel at the interface of BOX. The whole structure sits on a 0.2 μm ideal BOX. The whole structure is Boron doped with a constant concentration of 10 15 cm -3 p-type (100) SOI and a 145 nm buriedoxide (BOX) thickness and 100 nm thickness top Si layer. The contacts work function is taken to be 5.12 eV in all simulation steps. III. RESULTS AND DISCUSSIONS Simulation result for transfer characteristics of the device is shown in Fig.2 for different drain voltages. (V DS = -0.05 V and V DS = -1.0 V). It shows that for zero gate voltage the device is at on state, and by increasing the positive gate voltage, the current will be dropped (pinch off effect [16] ). A sufficient negative gate voltage drives the system into the flat band condition for simulation results.
The reason for being in on state at zero gate voltage can arise from the fact that the field effects from the different work function between the gate and the channel cannot cause the device to be turned off [9] . The lack of work function difference between the channel and the gate is a direct consequence of the low doping concentration of the channel as well as having the same doping concentration for the channel and gate.
In on state condition, the neutral or undepleted channel is shaped between the source and the drain in region II [9] . Electrical characteristic of the device has the same trend compared to the reported similar structures fabricated by AFM nanolithography [17] . Low current value shown is due to the low doping concentration profile (10 15 cm -3 ) for the channel. However, low doping concentration channel helps to have low off current and avoid of high scattering effect or voltage variation [18] .
In Fig. 3 , for side gate JLT, the simulation results of the transfer characteristic (V DS = -1.0 V and -0.05 V) is shown, which offers the on/off ratio of 10 5 . The electric field still has enough strength to deplete the channel partially and lowers the current value. However, the complete channel depletion (pinch off effect) cannot be observed under the single gate. Our experiments revealed that the good pinch off effect in double gate structure occurred [9] . The negatively increasing of the gate voltage is unable to make significant increase of the current value in the channel, which is unlike the conventional p-type channel MOSFETs. The reason is that the confined accumulation layer does not form under the negative gate voltage, since the electric capacitance is not strong enough to make the accumulation layer.
The small difference between threshold voltages in the simulation result in transfer characteristics curves (Fig. 2) can be due to the effect of stronger electric field in order to suppress the diffusion effect. In Fig. 3a , we present the variation of valence band edge energy along the nanowire from the source pad to the drain pad for three different planes parallel to Si/BOX interface at z = 5, 50, 90nm, for saturation region with V DS = -1 V and V G = -2 V. There is gradients of the valence band plot, showing a transverse electric around regions I/II and II/III interfaces. At these regions, the existed hole drift-current density is balanced by a hole diffusion current density. The positive slope of the hole quasi-Fermi level is due to the current flow from source to drain, which shows that holes are being removed of the drain side of the gate region as the current saturates in faltband condition.
This confirms the hole-density simulation results. The simulation result for the hole density distribution is shown in Fig. 3b along the nanowire for the saturation condition at three active planes parallel to Si/BOX interface. For the saturation region with high drain voltage V DS = -1 V, the gate try to keep the potential constant in channel. The accumulated holes in the channel create an area of higher hole potential energy. The hole quasi-Fermi level must have a positive slope in order to keep current flowing between the source and the drain. Accordingly, the hole population at drain side of the gate significantly reduced (Fig. 3b) . Fig. 4 shows the parallel electric field as a function of position along the nanowire for three active planes parallel to Si/BOX interface at z = 5, 50, 90 nm, when the device is biased into the saturation region with V DS = -1.0 V and V G = -2 V.
We can observe that the electric field in the channel (gated area) and more probable in neutral area, as a major conduction path in JLTs [4] , goes to very small value (near to the zero). The electric field from the drain contact interacts with the electric field created by lateral gate, the peak of electric field occurs at region I/II interface and out of the gated area which is in contrast with the inversion mode transistors [6] . The electric field is decreased at the drain side of channel and then gets stronger at the drain extension.
The electric field configuration confirms the interpretation mentioned for hole density distribution (Fig. 3b) having a large electric field in region III. It can be seen that the electric field at the Si/BOX interface is the strongest and it decreases at the layers away from the interface, which is expectable. Since the only interface of the channel is located at the bottom of the channel (Si/BOX interface).In JLTs, the peak of electric field has lower value and is located out of gated area, which leads to lower influence of drain electric field on channel and lower DIBL (Fig. 3b) .
This can explain why the peak of holes concentration (Fig.  3b) locates at region with lower electric field in the channel area (Fig. 4) [6] . In the channel, the field is reduced to low value (but not equal zero), and facilitates the holes passing through the channel from the source to the drain in bulk conduction (neutral area).
Base on this work, as a perspective for future work, we suggest numerical investigating for the electrical characteristic and charge transmission as a function of process parameters variation such as reducing the nanowire width, thickness, length or the gate gap to optimize the device stucture. IV. CONCLUSION The side gate Junctionless Si transistor is simulated. The output characteristic of simulation and experimental results for is compared in on state. Valance band energy, hole density distribution and electric field along the channel been investigated for simulation results. The simulations show that the peak of electric field is not located at gated area. The simulation results show that the distribution of electrons along the active regions are opposite of the hole distribution due to electric field influenced by the operational voltages of V DS and V G . The influence is much more when the device operates at the saturation region.
